

Declaration and Power of Attorney for Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書



私は、以下に記名された発明者として、ここに下記の通り宣言する：

As a below named inventor, I hereby declare that:

私の住所、郵便の宛先そして国籍は、私の氏名の後に記載された通りである。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明について、特許請求範囲に記載され、且つ特許が求められている発明主題に関して、私は、最初、最先且つ唯一の発明者である（唯一の氏名が記載されている場合）か、或いは最初、最先且つ共同発明者である（複数の氏名が記載されている場合）と信じている。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ELECTROSTATIC DISCHARGE PROTECTION

CIRCUIT

上記発明の明細書はここに添付されているが、下記の欄がチェックされている場合は、この限りでない：

the specification of which is attached hereto unless the following box is checked:

☐ _____ の日に出席され、
この出願の米国出願番号または PCT 国際出願番号は、
_____ であり、且つ
_____ の日に補正された出願（該当する場合）

☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、上記の補正書によって補正された、特許請求範囲を含む上記明細書を検討し、且つ内容を理解していることをここに表明する。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第 37 編規則 1.56 に定義されている、特許性について重要な情報を開示する義務があることを認める。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration
(日本語宣言書)

私は、ここに、以下に記載した外国での特許出願または発明者証の出願、或いは米国以外の少なくとも一国を指定している米国法典第35編第365条(a)によるPCT国際出願について、同第119条(d)-(b)項又は第365条(b)項に基づいて優先権を主張するとともに、優先権を主張する本出願の出願日より前の出願日を有する外国での特許出願または発明者証の出願、或いはPCT国際出願については、いかなる出願も、下記の枠内をチェックすることにより示した。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application for which priority is claimed.

Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

2002-246410

Japan

27/08/02

(Number)
(番号)

(Country)
(国名)

(Day/Month/Year Filed)
(出願日/月/年)

☐

(Number)
(番号)

(Country)
(国名)

(Day/Month/Year Filed)
(出願日/月/年)

☐

私は、ここに、下記のいかなる米国仮特許出願についても、その米国法典第35編119条(e)項の利益を主張する。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、ここに、下記のいかなる米国出願についても、その米国法典第35編第120条に基づく利益を主張し、又米国を指定するいかなるPCT国際出願についても、その同第365条(c)に基づく利益を主張する。また、本出願の各特許請求の範囲の主題が、米国法典第35編第112条第1段に規定された態様で、先行する米国出願又はPCT国際出願に開示されていない場合においては、その先行出願の出願日と本国内出願日またはPCT国際出願日との間の期間中に入手された情報で、連邦規則法典第37編規則1.56に定義された特許性に関わる重要な情報について開示義務があることを承認する。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況 : 特許許可、係属中、放棄)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況 : 特許許可、係属中、放棄)

私は、ここに表明された私自身の知識に係わる陳述が真実であり、且つ情報と信ずることに基づく陳述が、真実であると信じられることを宣言し、さらに、故意に虚偽の陳述などを行った場合は、米国法典第18編第1001条に基づき、罰金または拘禁、若しくはその両方により処罰され、またそのような故意による虚偽の陳述は、本出願またはそれに対して発行されるいかなる特許も、その有効性に問題が生ずることを理解した上で陳述が行われたことを、ここに宣言する。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration (日本語宣言書)

委任状： 私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁護士及び/または弁理士を任命する。(氏名及び登録番号を記載すること)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

書類送付先

Send Correspondence to:
I hereby appoint the firm of Arent Fox, Customer Number 004372 including as principal attorneys: Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Douglas H. Goldhush, Reg. No. 33,125; Robert B. Murray, Reg. No. 22,980; Richard J. Berman, Reg. No. 39,107; Murat Ozgu, Reg. No. 44,275; Robert K. Carpenter, Reg. No. 34,794; Rustan Hill, Reg. No. 37,351; Kevin Turner, Reg. No. 43,437; Rhonda L. Barton, Reg. No. 47,271; Hans J. Crosby, Reg. No. 44,634; David D. Dzara, Reg. No. 47,543; Lynne D. Anderson, Reg. No. 46,412; Dinnalia J. Doster, Reg. No. 45,268; Lynn A. Bristol, Reg. No. 48,898; Jonathan A. Kidney, Reg. No. 46,195; Bala Sundarajan, Reg. No. P50,900; and Charles Buskey, Reg. No. 46,592.

直通電話連絡先: (氏名及び電話番号)

Please direct all communications to the following address:
Customer No. 004372
ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W., Suite 400
Washington, D.C. 20036-5339
Telephone No. (202) 857-6000
Facsimile No. (202) 638-4810

唯一または第一発明者氏名

Full name of sole or first inventor
Sadayoshi UMEDA

発明者の署名

日付

Inventor's signature

Date

S.U. ~~FE~~ Sadayoshi UMEDA

Aug. 12, 2003

住所

Residence

Kawasaki, Japan

国籍

Citizenship

Japan

郵便の宛先

Post Office Address

c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome,

Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan

第二共同発明者がいる場合、その氏名

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

郵便の宛先

Post Office Address

(第三以下の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)

ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT



CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefits of priority from the prior Japanese Patent Application No. 2002-246410, filed on August 27, 2002, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to an electrostatic discharge protection circuit, more specifically to an electrostatic discharge protection circuit for protecting an internal circuit of a semiconductor device against electrostatic discharge.

2. Description of the Related Art

An internal circuit of an LSI can be damaged by electrostatic discharge (ESD) that is generated by contact with a human being, the friction against a housing, or the like. In order to protect the internal circuit against the ESD, the LSI comprises an ESD protection circuit connected to power source terminals and an input/output terminal.

Fig. 3 illustrates a conventional ESD protection circuit. As shown in Fig. 3, the ESD protection circuit comprises an internal circuit 30, diodes D7 and D8, a transistor Tr2, a resistor R2 and a condenser C3.

The internal circuit 30 is a circuit formed in the LSI and connected with an input/output terminal V for inputting/outputting a signal and power source terminals VS and VD for inputting power sources. The power source terminal VS is supplied with the power source of a negative voltage, and the power source terminal VD that of a positive voltage. Specifically, the power source terminals VS and VD are connected to the ground of the power source and the positive voltage side of the power source, respectively.

The cathode of the diode D7 is connected to the power source terminal VD, while the anode thereof the input/output terminal V. The cathode of the diode D8 is connected to the input/output terminal V, and the anode thereof the power source terminal VS.

The transistor Tr2 is a P-channel MOS transistor. The transistor Tr2 has a source and a drain that are connected with the power source terminal VD and the power source terminal VS, respectively.

The resistor R2 has an end connected with the power source terminal VD and the other end connected with the gate of the transistor Tr2.

Moreover, the condenser C3 is connected with the gate of the transistor Tr2 at its end, and is also connected with the power source terminal VS at the other end.

The operation of the ESD protection circuit will

be explained below.

Providing that the power source terminal VD is supplied with a positive direct current voltage, an electric current does not run through the resistor R2 due to high impedance of the gate of the transistor Tr2 and of the condenser C3. Therefore, the source-gate path of the transistor Tr2 has the equivalent potential and is in an OFF state. In other words, the internal circuit 30 is supplied with a power source voltage and performs the predetermined operation.

Given that a positive ESD surge based on the power source terminal VS occurs in the input/output terminal V, the potential of the input/output terminal V rises due to the ESD surge. In the power source terminal VD, the potential that is dropped by amount of a forward voltage with respect to the potential of the input/output terminal V is produced due to the diode D7.

Connected between the power source terminals VS and VD is a series circuit comprising the resistor R2 and the condenser C3. When the voltage rises due to the ESD surge, the current caused by the ESD surge (ESD surge current) runs through the series circuit having the resistor R2 and the condenser C3. The condenser C3 is charged in accordance with a CR time constant of the resistor R2 and that of the condenser C3.

During the CR time constant in which the condenser C3 is charged, there generates a potential difference in

the source-gate path of the transistor Tr2, and the source-drain path is brought into an ON state (conducting state). Accordingly, the ESD surge current flows through the source-drain path of the transistor Tr2. In other words, the current caused by the positive ESD surge that occurs in the input/output terminal V on the basis of the power source terminal VS runs through the diode D7, the source-drain path of the transistor Tr2 and the power source terminal VS. Thus, the internal circuit 30 is protected.

If the positive ESD surge based on the power source terminal VS occurs in the power source terminal VD, the transistor Tr2 operates in the same manner as the above case, thereby protecting the internal circuit 30 against the ESD surge current. Likewise, in cases where a negative ESD surge based on the power source terminal VD occurs in the input/output terminal V, the transistor Tr2 operates similarly to the above case. Therefore, the ESD surge current runs through the source-drain path of the transistor Tr2, the diode D8 and the input/output terminal V, which protects the internal circuit 30.

Granting that the negative ESD surge based on the power source terminal VS occurs in the input/output terminal V, the ESD surge current flows in a forward direction following the power source terminal VS and the diode D8, and runs into the input/output terminal V. As a result, the internal circuit 30 is protected against the

ESD surge current.

If the positive ESD surge based on the power source terminal VD occurs in the input/output terminal V, the ESD surge current flows in the forward direction following the input/output terminal V and the diode D7, and runs into the power source terminal VD. Thus, the internal circuit 30 is protected against the ESD surge current.

In case that the negative ESD surge based on the power source terminal VS occurs in the power source terminal VD, the ESD surge current runs through the power source terminal VS, a parasitic diode between the drain and the back gate of the transistor Tr2 (bipolar transistor), the diodes D8 and D7, and the power source terminal VD. Consequently, the internal circuit 30 is protected against the ESD surge current.

However, if the negative ESD surge based on the power source terminal VS occurs in the power source terminal VD, the negative voltage is applied to the source of the transistor Tr2, and the positive voltage is applied to the drain thereof. Thus, there occurs a parasitic action (diode action whose forward direction follows the power source terminal VS and the power source terminal VD) in a well tap of the drain and source of the transistor Tr2 to produce a current, thereby causing a damage.

SUMMARY OF THE INVENTION

The present invention was created in view of the above circumstances, and an object thereof is to provide an electrostatic discharge protection circuit for preventing a damage to a transistor due to electrostatic discharge.

In order to achieve the above object, there provided an electrostatic discharge protection circuit for protecting an internal circuit of a semiconductor device against the electrostatic discharge. The electrostatic discharge protection circuit comprises an internal circuit connected with a first and a second power source terminal, a transistor switching a source and a drain which are connected to the first and the second power source terminal, respectively, by using voltage supplied to a back gate thereof, a first diode connected between the first power source terminal and the back gate, the first diode supplying a positive discharge voltage produced in the first power source terminal to the back gate, a second diode connected between the second power source terminal and the back gate, the second diode supplying a positive discharge voltage produced in the second power source terminal to the back gate, and a voltage-dividing circuit dividing and supplying the discharge voltage to the gate of the transistor and controlling ON/OFF operation of the source-drain path.

The above and other objects, features and

advantages of the present invention will become apparent from the following description when taken in conjunction with the accompanying drawings which illustrate preferred embodiments of the present invention by way of example.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows an ESD protection circuit according to a first embodiment of the present invention;

Fig. 2 shows an ESD protection circuit according to a second embodiment of the present invention; and

Fig. 3 shows a conventional ESD protection circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A first embodiment of the present invention will be hereinafter described with reference to the drawings.

Fig. 1 illustrates an ESD protection circuit according to the first embodiment of the present invention. The ESD protection circuit is formed on a semiconductor chip of a semiconductor device for the purpose of protecting an internal circuit of the semiconductor device against an ESD surge which occurs in an input/output terminal and power source terminals of the semiconductor device.

As shown in Fig. 1, the ESD protection circuit comprises an internal circuit 10, a voltage-dividing circuit 20, diodes D1 to D4 and a transistor Tr1.

The internal circuit 10 is connected with an

input/output terminal V and power source terminals VS and VD. The power source terminal VS is supplied with a power source of a negative voltage, while the power source terminal VD a power source of a positive voltage. More specifically, the power source terminal VS is connected to a ground of the power source, whereas the power source terminal VD is connected to a positive voltage side of the power source. The internal circuit 10 is supplied with power sources from the power source terminals VD and VS, inputs or outputs a signal with respect to the input/output terminal V, and performs a predetermined operation. In addition, the input/output terminal V may be replaced with a terminal only for inputting or the one only for outputting a signal.

The diode D1 has an anode connected with the power source terminal VD and a cathode connected with a back gate of the transistor Tr1. The diode D2 has a cathode connected with the back gate of the transistor Tr1 and an anode connected with the power source terminal VS.

The diode D3 has a cathode connected with the power source terminal VD and an anode connected with the input/output terminal V. The diode D4 has a cathode connected with the input/output terminal V and an anode connected with the power source terminal VS.

The transistor Tr1 is a P-channel MOS transistor having signal lines S1 and S2. The signal line S1 of the transistor Tr1 is connected with the anode of the diode D1

and the power source terminal VD, while the signal line S2 is connected with the anode of the diode D2 and the power source terminal VS. The back gate of the transistor Tr1 is connected with the cathode of the diode D1 and that of the diode D2.

The voltage-dividing circuit 20 divides voltages produced in the power source terminals VD and VS, and supplies the voltages to the gate of the transistor Tr1. The voltage-dividing circuit 20 comprises a resistor R1 and condensers C1 and C2. The resistor R1 has an end connected with the power source terminal VD and the other end connected with the gate of the transistor Tr1.

The condenser C1 has an end connected with the power source terminal VD and the other end connected with the gate of the transistor Tr1. The condenser C2 has an end connected with the power source terminal VS and the other end connected with the gate of the transistor Tr1. That is, the condenser C2 is series-connected with a parallel circuit comprising the resistor R1 and the condenser C1, and a junction of the condenser C2 and the parallel circuit is connected to the gate of the transistor Tr1.

Operation of the ESD protection circuit will be described below.

Supposing that a positive ESD surge based on the power source terminal VS occurs in the power source terminal VD, an ESD surge current is not produced since

the diodes D3 and D4 are connected in a backward direction with respect to a polarity of an ESD surge voltage.

The power source terminal VD has higher potential than the power source terminal VS, and thus impedance of the diode D1 in light of a relation with the power source terminal VD is low (impedance of the diode D2 in light of a relation with the power source terminal VS is high). Therefore, the potential of the power source terminal VD is supplied to the back gate of the transistor Tr1 via the diode D1. As a result, the signal line S1 of the transistor Tr1 serves as a source, whereas the signal line S2 thereof functions as a drain.

Due to a voltage rise caused by the ESD surge, a series circuit comprising the condensers C1 and C2 is brought to be at a potential, which is produced by dividing a differential voltage between the power source terminal VD and the power source terminal VS, at a junction of the condensers C1 and C2 only at the moment of the ESD surge. The condensers C1 and C2 are charged in accordance with CR time constants of the resistor R1 and condensers C1 and C2.

At least during the CR time constant, the voltage of the gate of the transistor Tr1 is lower than that of the source (signal line S1) due to the voltage generated by dividing the differential voltage between the power source terminals VD and VS. Thus, the source-drain path of the transistor Tr1 is brought into an ON state. Therefore,

the ESD surge current runs through the source-drain path of the transistor Tr1. That is, the current caused by the positive ESD surge that occurs in the power source terminal VD on the basis of the power source terminal VS runs through the source-drain path of the transistor Tr1 and the power source terminal VS, thus protecting the internal circuit 10.

In case that the positive ESD surge based on the power source terminal VS occurs in the input/output terminal V, the ESD surge current flows in a forward direction of the diode D3. The ESD surge current is not generated since the diode D4 is connected in a backward direction. The voltage of the power source terminal VD is lower by the forward voltage than that of the input/output terminal V.

Since the potential of the power source terminal VD is higher than that of the power source terminal VS, the impedance of the diode D1 in light of the relation with the power source terminal VD is low (the impedance of the diode D2 in light of the relation with the power source terminal VS is high). Therefore, the potential of the power source terminal VD is supplied to the back gate of the transistor Tr1 via the diode D1. Thus, the signal line S1 of the transistor Tr1 serves as a source, and the signal line S2 thereof a drain.

Due to the voltage rise caused by the ESD surge, the series circuit comprising the condensers C1 and C2 is

brought to be at the potential, which is produced by dividing the differential voltage between the power source terminal VD and the power source terminal VS, at the junction of the condensers C1 and C2 at the moment of the
5 ESD surge. The condensers C1 and C2 are charged in accordance with the CR time constants of the resistor R1 and condensers C1 and C2.

At least during the CR time constant, the voltage of the gate of the transistor Tr1 is lower than that of
10 the source (signal line S1) due to the voltage generated by dividing the differential voltage between the power source terminals VD and VS, which brings the source-drain path of the transistor Tr1 into the ON state. Therefore, the ESD surge current runs through the source-drain path
15 of the transistor Tr1. In other words, the current caused by the positive ESD surge that occurs in the input/output terminal V on the basis of the power source terminal VS flows through the diode D3, the source-drain path of the transistor Tr1, and the power source terminal VS, and thus
20 the internal circuit 10 is protected.

If a negative ESD surge based on the power source terminal VD occurs in the input/output terminal V, the current is not generated since the diode D3 is connected backward with respect to the polarity of the applied ESD
25 surge voltage.

Since the potential of the power source terminal VD is higher than that of the power source terminal VS,

the impedance of the diode D1 in light of the relation with the power source terminal VD is low (the impedance of the diode D2 in light of the relation with the power source terminal VS is high). Therefore, the potential of the power source terminal VD is supplied to the back gate of the transistor Tr1 via the diode D1. As a result, the signal line S1 of the transistor Tr1 functions as a source, and the signal line S2 thereof a drain.

Due to the voltage rise caused by the ESD surge, the series circuit comprising the condensers C1 and C2 is brought to be at the potential, which is produced by dividing the differential voltage between the power source terminal VD and the power source terminal VS, at the junction of the condensers C1 and C2 at the moment of the ESD surge. The condensers C1 and C2 are charged in accordance with the CR time constants of the resistor R1 and condensers C1 and C2.

At least during the CR time constant, the voltage of the gate of the transistor Tr1 is lower than that of the source (signal line S1) due to the voltage generated by dividing the differential voltage between the power source terminals VD and VS, bringing the source-drain path of the transistor Tr1 into the ON state. Accordingly, the ESD surge current runs through the source-drain path of the transistor Tr1. That is, the current caused by the negative ESD surge that occurs in the input/output terminal V on the basis of the power source terminal VD

flows through the source-drain path of the transistor Tr1 and the diode D4. Thus, the internal circuit 10 is protected.

Assuming that the negative ESD surge based on the power source terminal VS occurs in the input/output terminal V, the ESD surge current flows through the power source terminal VS, the diode D4 and the input/output terminal V since the diode D4 is connected in the forward direction with respect to the polarity of the applied ESD surge voltage. Therefore, the internal circuit 10 is protected.

If the positive ESD surge based on the power source terminal VD occurs in the input/output terminal V, the ESD surge current runs through the input/output terminal V, the diode D3 and the power source terminal VD since the diode D3 is connected in the forward direction with respect to the polarity of the applied ESD surge voltage. As a result, the internal circuit 10 is protected.

Provided that the negative ESD surge based on the power source terminal VS occurs in the power source terminal VD, the ESD surge current flows through the power source terminal VS, the diodes D4 and D3, and the power source terminal VD since the diodes D3 and D4 are connected in the forward direction with respect to the polarity of the voltage of the ESD surge that occurs in the power source terminals VD and VS, thereby protecting the internal circuit 10. However, the ESD surge voltage

remains applied to the signal lines S1 and S2 of the transistor Tr1. Since the power source terminal VS has the higher potential than the power source terminal VD, the impedance of the diode D2 in light of the relation with the power source terminal VS is low (the impedance of the diode D1 in light of the relation with the power source terminal VS is high). Accordingly, the potential of the power source terminal VS is supplied to the back gate of the transistor Tr1 via the diode D2. Consequently, the signal line S2 of the transistor Tr1 serves as a source, and the signal line S1 thereof a drain.

Due to a voltage drop in the ESD surge of the power source terminal VD based on the power source terminal VS, the series circuit comprising the condensers C1 and C2 is brought to be at the potential, which is produced by dividing the differential voltage between the power source terminal VD and the power source terminal VS, at the junction of the condensers C1 and C2 at the moment of the ESD surge. The condensers C1 and C2 are charged in accordance with the CR time constants of the resistor R1 and condensers C1 and C2.

At least during the CR time constant, the voltage of the gate of the transistor Tr1 is lower than that of the source (signal line S2) due to the voltage generated by dividing the differential voltage between the power source terminals VD and VS, which brings the source-drain path of the transistor Tr1 into the ON state. Therefore,

the ESD surge current flows through the source-drain path of the transistor Tr1. In other words, a well tap of the drain and source of the transistor Tr1 runs the current without causing a parasitic action.

5 As described above, the diodes D1 and D2 are connected between the back gate of the transistor Tr1 and the power source terminals VS and VD, respectively, to supply the ESD surge voltages produced in the power source terminals VS and VD to the back gate of the transistor Tr1.
10 Additionally, the source and drain of the transistor Tr1 are switched to each other. As a result, the ESD surge current runs through the source-drain path without generating the parasitic action in the well tap of the source and the drain, which enables the prevention of a
15 damage to the transistor Tr1.

Moreover, it is possible, only by connecting the diodes D1 and D2 between the back gate of the transistor Tr1 and the signal lines S1 and S2, to avoid the damage to the transistor Tr1 without enlarging a circuit area.

20 In addition, it is desirable to equalize the impedance of the parallel circuit having the resistor R1 and condenser C1 with that of the condenser C2. If a voltage drop in a path between the signal line S1 and the gate of the transistor Tr1 is made equal to that in a path
25 between the signal line S2 and the gate, it becomes possible to give similar characteristics to an ON-operation of the source-drain path of the transistor Tr1

with the signal line S1 serving as a source and an ON-operation with the signal line S2 serving as a source.

When the power source terminal VS functions as a ground, and a positive direct current voltage is applied to the power source terminal VD, both the gate of the transistor Tr1 and the condenser C1 have high impedance. For that reason, the current caused by the direct current voltage does not run through the resistor R1. Consequently, there is no potential difference in the source-gate path of the transistor Tr1, which brings the source-drain path of the transistor Tr1 into an OFF state. That is, the direct current voltage is applied to the internal circuit 10, and the internal circuit 10 performs the predetermined operation.

When a plurality of internal circuits are to be protected, a power source line supplied with a power source of each internal circuit may be connected to the power source terminals VS and VD. Moreover, diodes may be connected between an input/output terminal of each internal circuit and the power source terminal VS, and between the input/output terminal and the power source terminal VD, respectively.

A second embodiment of the present invention will now be described with reference to the drawings.

Fig. 2 shows an ESD protection circuit according to the second embodiment of the present invention. Similar parts to those shown in Fig. 1 are designated by the same

reference characters, and the explanation thereof will be omitted. In Fig. 2, a voltage-dividing circuit 21 has a different construction from that of the voltage-dividing circuit 20 shown in Fig. 1. As illustrated in Fig. 2, on the contrary to the voltage-dividing circuit 20, the voltage-dividing circuit 21 includes a diode D5 instead of the condenser C1. The diode D5 has an anode connected to a gate of a transistor Tr1. Connected between the gate of the transistor Tr1 and a condenser C2 is a diode D6. The diode D6 has an anode connected to the gate of the transistor Tr1.

In Fig. 2, on condition that a positive ESD surge based on a power source terminal VS occurs in a power source terminal VD, a current is not produced since diodes D3 and D4 are connected in the backward direction with respect to the polarity of the ESD surge voltage.

Since the potential of the power source terminal VD is higher than that of the power source terminal VS, impedance of a diode D1 in light of a relation with the power source terminal VD is low (impedance of a diode D2 in light of a relation with the power source terminal VS is high). Therefore, the potential of the power source terminal VD is supplied to a back gate of the transistor Tr1 via the diode D1. Thus, a signal line S1 of the transistor Tr1 serves as a source, and a signal line S2 thereof a drain.

Since the diode D6 is connected in a forward

direction with respect to the polarity of the ESD surge voltage, the current flows through a resistor R1, the diode D5 and the condenser C2. The condenser C2 is charged in accordance with a CR time constant of the resistor R1 and that of the condenser C2. At least during the CR time constant, the voltage of the gate of the transistor Tr1 is lower than that of the source (signal line S1) due to a voltage drop of the resistor R1, thereby bringing a source-drain path of the transistor Tr1 into an ON state. That is, the current caused by the positive ESD surge that occurs in the power source terminal VD on the basis of the power source terminal VS runs through the source-drain path of the transistor Tr1 and the power source terminal VS. Thus, an internal circuit 10 is protected.

In cases where a negative ESD surge based on the power source terminal VS occurs in the power source terminal VD, the ESD surge current flows through the power source terminal VS, the diodes D4 and D3, and the power source terminal VD since the diodes D3 and D4 are connected in the forward direction with respect to the polarity of the ESD surge voltage. The internal circuit 10 is accordingly protected. However, the ESD surge voltage remains applied to the signal lines S1 and S2 of the transistor Tr1. Since the power source terminal VS is higher in potential than the power source terminal VD, impedance of the diode D2 in light of the relation with the power source terminal VS is low (impedance of the

diode D1 in light of the relation with the power source terminal VS is high). Therefore, the potential of the power source terminal VS is supplied to the back gate of the transistor Tr1 via the diode D2. As a consequence, the
5 signal lines S2 and S1 of the transistor Tr1 serve as a source and a drain, respectively.

The gate of the transistor Tr1 has the same potential as the power source terminal VD since the current does not flow through the resistor R1 due to a
10 backward connection of the diode D6. That is, since the voltage of the signal line S2 of the transistor Tr1 is higher than that of the gate, the source-drain path of the transistor Tr1 is brought into the ON state. On the contrary, the gate voltage of the transistor Tr1, which
15 possesses a parasitic capacity of the diode D6, has potential equivalent to that of the source (signal line S2) only during a period when depending on the parasitic capacity. Thus, the source-drain path of the transistor Tr1 is brought into the OFF state. It is prevented,
20 however, that the gate of the transistor Tr1 has the same potential as the source thereof by charging the parasitic capacity of the diode D6 through the diode D5. Consequently, the source-drain path of the transistor Tr1 is brought into the ON state.

25 An explanation of the operation in other conditions in which the ESD surge occurs in the power source terminals VD and VS and the input/output terminal V

will be omitted since the voltage-dividing circuit 20 and the transistor Tr1 in the first embodiment operate similarly to the voltage-dividing circuit 21 and the transistor Tr1 in the second embodiment, and the other parts operate in the same manner.

By giving directionality to the current flowing through the voltage-dividing circuit 21 using the diodes D5 and D6 as described above, a potential difference can be surely produced between the gate of the transistor Tr1 and the signal lines S1 and S2, and the source-drain path of the transistor Tr1 can be brought into the ON state. Furthermore, the unidirectional current flow enables the use of the condenser having a polarity.

As stated above, in the present invention, the positive discharge voltage generated in the first power source terminal is supplied to the back gate of the transistor through the first diode, and the positive discharge voltage generated in the second power source terminal is supplied to the back gate of the transistor through the second diode, thereby to switch the source and the drain connected to the first and the second power terminal, respectively.

Consequently, the current produced by the discharge voltage runs through the source-drain path without causing the parasitic action in the well tap of the source and the drain, thus preventing damages to the transistor.

The foregoing is considered as illustrative only of the principles of the present invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and applications shown and described, and accordingly, all suitable modifications and equivalents may be regarded as falling within the scope of the invention in the appended claims and their equivalents.

WHAT IS CLAIMED IS:

1. An electrostatic discharge protection circuit for protecting an internal circuit of a semiconductor device against an electrostatic discharge, comprising:

an internal circuit connected with a first and a second power source terminal;

a transistor switching a source and a drain connected to the first and the second power source terminal, respectively, in accordance with voltage supplied to a back gate;

a first diode connected between the first power source terminal and the back gate, the first diode supplying a positive discharge voltage generated in the first power source terminal to the back gate;

a second diode connected between the second power source terminal and the back gate, the second diode supplying a positive discharge voltage generated in the second power source terminal to the back gate; and

a voltage-dividing circuit dividing and supplying the discharge voltages to the gate of the transistor, the voltage-dividing circuit controlling ON/OFF operation of a source-drain path of the transistor.

2. The electrostatic discharge protection circuit according to claim 1, wherein the transistor comprises:

a first power source terminal side serving as a

source when the positive discharge voltage is supplied from the first power source terminal to the back gate, and

a second power source terminal side serving as a source when the positive discharge voltage is supplied from the second power source terminal to the back gate.

3. The electrostatic discharge protection circuit according to claim 1, wherein the voltage-dividing circuit equally divides the discharge voltage and supplies the voltage to the gate.

4. The electrostatic discharge protection circuit according to claim 1, wherein the voltage-dividing circuit unidirectionally runs a current caused by the discharge voltage.

5. The electrostatic discharge protection circuit according to claim 1, comprising diodes connected between an input/output terminal of the internal circuit and the first and the second power source terminal, respectively, the diodes carrying the discharge voltage produced in the input/output terminal to the first and the second power source terminal, respectively, in the form of an electric current.

ABSTRACT OF THE DISCLOSURE

There provided an electrostatic discharge protection circuit for preventing a damage to a transistor due to an ESD surge. In the protection circuit, a first and a second signal line serving as a source or a drain of a transistor Tr1 are connected to a first and a second power source terminal, respectively. A first diode has an anode connected to the first signal line and a cathode connected to a back gate of the transistor and a cathode of a second diode. The second diode has an anode connected to the second signal line 2. Thus, the source and drain of the transistor Tr1 are switched to each other in accordance with an ESD surge voltage generated in the first and the second signal line. Therefore, an ESD surge current runs through a source-drain path without producing a parasitic action in a well tap of the source and the drain, thereby preventing a damage to the transistor Tr1.



FIG. 1




FIG. 2




FIG. 3
PRIOR ART